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Abstract. In view of reduced electric field and avoiding source drain engineering, the 
work exploresstrain effect in junctionless channel transistor. To achieve scaled IOFF 
and maintain ION, here the device SG-OI JLCT is proposed. The study discusses higher 
switching action with mole fraction x = 0.25. The dependency of ϕM and the ND is 
responsible for maintaining constant current for overall analysis. 
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1. INTRODUCTION 
The interpretation of the Si based semiconductor industries started in 1959 and is still 
continuing in following Moore’s law. Scaling technology contributed different leakage 
currents in conventional metal oxide semiconductor (MOS) Field Effect Transistor (FET) 
which internally affects the device performance. This gives a challenging notation to device 
engineers. A brief description of various leakage currents is given in [1] describing the issues 
at scaled channel length. In order to overcome these issues various challenges are addressed 
such as high-κ gate oxide engineering, spacers engineering and new materials and structural 
design etc. are reported [2], [3], and therefore process technology device structures have 
been invented. The new design architectures such as silicon on insulator (SOI) [4], double 
gate MOSFET (DGMOSFET) [5], [6], tri gate MOSFET (TMOSFET) [7], gate all around 
(GAA-MOSFET) [8], Fin-FET [9], [10] etc., are briefly described.  
Apart from this, a new device structure has been identified such as Lilienfeld’s first 
transistor architecture [11], and followed with various structural design approach as a tri-
gate architecture with no doping gradients is given in [12]. Accordingly, a vertical gate 
stack SOI and bulk planar Junctionless transistor are reported in [13]–[15]. 
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Junctionless nanowire (JN) transistor are uniform with heavy doping profile of 10
19
 to 
10
20
 cm
-3 
with in a Si device layer, the JN is usually a ON resistor which do not require any 
metallurgical junctions across the channel edges. Depending on the type of transistor N
+
 or 
P
+
 is doped along S/D channel regions. This approach is well simplified and fabricated with 
standard CMOS technology [16], [17]. The physics behind the architecture is given for LG 
< 20-nm. For N-type MOSFET, due to N+ doping concentration, a high electric field is 
generated along the vertical direction, which makes the channel fully depleted below 
VTH with VGS = 0 V, and above VTH field drops to zero. Therefore due to its specific 
merits JLT along with different structures are preferable for scaling short channel effects. 
The paper proposes a SiGe on Insulator (SG-OI) [18]–[21] using junction-less channel 
Transistor. ND is taken as SiGe to evaluate the performance of the device with respect to 
IOFF. The parameters listed in Table 1 are used to investigate electrostatic integrity of the 
device. The obtained results are verified with SOI-JLT and conventional MOSFET. Fig 2 
shows that our simulation model is in well agreement with [13].  
With the inherent features of the JLT, a Si1-0.25Ge0.25 mole fraction (x) material is taken 
along S/D and channel regions with uniformly high ND. The conduction mechanism of JLT 
shows the difference in ϕM - ϕS (JLT conducts above 5 eV work function) leads to the 
positive shift in VTH and bands becomes flat at VFB, which then takes a path for the 
conduction at positive VGS. The channel depletes completely at zero VGS. At high ND 
mobility degrades perpendicularly to channel and with low electric field enhances mobility. 
 Along with introduction, section II discusses the device structure and physics behind 
the device that carried out simulations, and activated models for the simulations. Section 
III describes the study of electrostatic integrity of SG-OI JLCT. Section IV deals with 
conclusion and remarks of the proposed device. 
2. SILICON GERMANIUM ON INSULATOR JUNCTION-LESS CHANNEL TRANSISTOR (SG-OI JLCT) 
The schematic diagram of SG-OI JLCT is shown in Fig.1. The architecture is carried 
out with no metallurgical junction in lateral direction, hence named JLCT. According to 
the features and specifications listed in table 1 the device has been designed, and the 
parameter specifications are taken from [4], [13], [14].  
 
Fig. 1 Cross sectional view of SG-OI JLCT 
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Junctionless transistors are the devices with no doping gradients across source channel 
and drain edges. Usually, the device layer is doped with high doping density. The gate metal 
is taken at high work function ϕM of 5.1 eV. For isolation purpose a SiO2 is considered. The 
spacers are provided with high-κ HfO2 [22], [23]. A fully depleted SiGe layer is grown 
epitaxial on an insulator (FD SG-OI JLCT) forming a conducting path across the device 
layer. The strain induce effect occur when a SiGe layer is grown epitaxial on a thin silicon 
substrate. [24], [25] a simple identification of the device performance is represented by 
considering a relaxed SiGe layer, with the change in the molefraction value. The model used 
for the simulation is default drift-diffusion carrier transport mobility model. The mobility 
model is then dependent on the doping concentration with high field saturation carrier 
densities and transverse field dependence. As SiGe is compound material, a mole fraction 
dependent effective intrinsic density band gap narrowing model for SiGe is used for the 
device. The structure assumes to be abrupt and taken at room temperature. In order to solve 
this, a self-consistent Drift-Diffusion equation is used. Due to its high ND across lateral 
direction and OldSlotboom band gap narrowing model and Schottky-Read-Hall mechanism 
is accounted. The model calculates the intrinsic carriers for silicon material. It then improves 
the carrier mobility under high field saturation. The overall simulations are carried out using 
Sentaurus TCAD 2D Simulator [26], [27]. 
 
Fig. 2 Comparison of ID,LIN with respect to VGS plot for SG-OI JLCT at VDS = 1 V  
and [13] with simulation LG = 20-nm, ϕM = 5.1 eV, ND = 1.5e19 cm
-3
 
Table 1 Parameter required for simulation [28][], [13].  
Parameters SG-OI JLCT Conventional MOSFET 
SiGe layer (TSi) for SG-OI JLCT 5-nm 5-nm 
Donor doping (ND) 1.5x10
19
 cm
-3
 10
18
 cm
-3
 
EOT of gate dielectric (TOX) 1-nm 1-nm 
Gate work Function (ϕM) 5.1 eV 4.6 eV 
Well doping (NA) 5x10
18
 cm
-3
 10
15
 cm
-3
 
Drain Supply Voltage (VDD) 0.05 V, 1 V 0.05 V, 1 V 
Channel length (LG) 20-nm 20-nm 
386 B. VANDANA, J. K. DAS, B. S. PATRO, S. K. MOHAPATRA 
3. RESULTS AND DISCUSSIONS 
The section deals with the results and discussions that carryout for the simulations  with 
the parameter values of VDS = 0.05 V for ID,LIN and VDS = 1 V for ID,SAT with VGS = 1 V. 
Basically the paper deals with the electrostatic integrity (EI) parameter which usually has 
short channel effects and DIBL given in equation 2 and 3. This induces a qualitative control 
on the channel through the gate. In short channel devices the channel is predominated by 
gate with affecting electric field lines from source to drain. As the approach is fully depleted, 
SG-OI EI is shown in equation 1, most of the electric field lines propagate through box to 
channel which can reduce SCE. Further this has an inconvenience of increasing junction 
capacitance and body effect [30].  Firstly from Fig. 4 our model is well suitable for reducing 
IOFF at 10
-13 
(A) and ION is maintained 10
-06
 (A) which is then compared with [13]. A 
comparative analysis is shown for conventional MOSFET, SOI JLT and a SG-OI JLCT. The 
main intention behind the analysis is to scale IOFF, the challenges for scaling IOFF is [28], (1) 
having a thin channel region, (2) considering High κ spacers, which improves the IOFF and 
(3) temperature doping dependent channel is considered.   
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Fig. 3 Comparative Analysis of ID,LIN with respect to VGS is shown for SOI JLCT and 
SG-OI JLCT. With ϕM = 5.1 eV, ND = 1.5e19 cm
-3
 and LG = 20-nm 
 
Fig. 3 Comparison of ID,LIN with respect to VGS is shown for SOI JLCT and SG-OI 
JLCT. ION is improved in case of SG-OI JLCT and IOFF shows better improvement in SOI 
JLCT. This shows that at x = 0.25 the values are similar to those given in [13]. As the 
SiGe is a compound material, there is possibility of a varying band gap from 0.6 to 1.1 
eV. This variation of bandgap is obtained due to tuning the molefraction value (x = 0.25, 
x = 0.5, and x= 0.75). The composition of Si is high in content; therefore the device 
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acquires the Si material characteristics though the channel is maintained to be SiGe 
material. However, the band gap value of Si is 1.1 eV, but for SiGe at x = 0.25 the 
bandgap value is almost near to 1.1 eV. If the molefraction x = 0.75 the bandgap value is near 
to 0.6 eV, hence the channel acts according to the Ge material properties shown in Fig. 4. [31] 
Provide Ge MOSFET advancement in electrical performance which represents the switching 
activity and the mobility enhancement to that of an Si MOSFET [32]. Fig. 5 shows the 
DIBL as a function of ION is represented for both SG-OI JLCT and SOI JLCT. At x = 0.25 
ION is improved in case of SG-OI JLCT but DIBL remain equal for both the devices and at x 
= 0.75 ION found to be less and DIBL is very high which is not considerable. In order to 
improve ION and DIBL for x = 0.75 a proper tuning of ND and work-function is suggested.    
 
Fig. 4 Energy with respect to Distance “X” along the channel for SG-OI JLCT is shown. 
For Si1-xGex channel (x = 0.25, 0.5, 0.75), VDSAT = 0.7 V and TSi = 5 nm is given. 
 
Fig. 5 DIBL with respect to ION for both SG-OI JLCT and SOI JLCT is shown.  
VD,LIN = 0.05 V, VD,SATm = 1 V and x = 0.25, 5, 0.75 
 
Fig 6 investigates the impact of ϕM on ION and IOFF, as JLT works ϕM > 5 eV the 
performance of the device is shown accordingly. It is clear that at ϕM > 5.2 eV ION and IOFF 
start degrading. Though the device takes the Si material properties, the concentration of 
the Ge at SiGe channel will affect the electric field at low VTH. Hence results in IOFF 
improvement. [14] JLT as Si channel has ϕM = 5.5 eV. In the proposed work, Fig. 3 compares 
ID,LIN function of VGS plotted with x = 0.25 for SG-OI JLCT. As the value of x increases a 
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drastic degradation of device performance takes place, as shown in Fig. 7 with respect to 
ION/IOFF ratio. 
 
Fig. 6 Impact of metal work function ϕM on ION and IOFF of the SG-OI JLCT  
with x = 0.25, ND = 1.5e19 cm
-3
, EOT = 1-nm with LG = 20-nm 
 
 
Fig. 7 ION/IOFF of the SG-OI JLCT with different x composition (x = 0.25, 0.5, 0.75),  
ϕM = 5.1 eV, ND = 1.5e19 cm
-3
, EOT = 1-nm with LG = 20-nm 
4. CONCLUSION 
The paper investigates an improvement in IOFF current and maintaining ION at 10
-6 
Amp's. A conduction mechanism of SG-OI JLCT with the concept of relaxed SiGe on 
insulator is explained. The ID,LIN and ID,SAT values at x = 0.25, ϕM = 5.1eV is considered to 
estimate the IOFF. Therefore from the above results SG-OI JLCT performs better at x = 
0.25 by activating the drift-diffusion carrier mobility and SRH mechanism for high field 
saturation mobility model using sentaurus TCAD 2D simulator. And study towards 
electrostatic integrity can then be evaluated. 
 Exploration towards Electrostatic Integrity for SiGe on Insulator (SG-OI) on Junctionless ... 389 
REFERENCES 
  [1] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, “Leakage current mechanisms and leakage 
reduction techniques in deep-submicrometer CMOS circuits,” Proc. IEEE, vol. 91, no. 2, pp. 305–327, 
2003. 
  [2] M. T. Bohr, R. S. Chau, T. Ghani, and K. Mistry, “THE HIGH-k SOLUTION: Microprocessors entering 
production this year are the result of the biggest transistor redesign in 40 years,” IEEE Spectr., vol. 44, 
no. 10, pp. 23–29, 2007. 
  [3] S. Das and S. Kundu, “Simulation to Study the Effect of Oxide Thickness and High-Dielectric on Drain-
Induced Barrier Lowering in N-type MOSFET,” IEEE Trans. Nanotechnol., vol. 12, no. 6, pp. 945–947, 2013. 
  [4] J.-P. Colinge, “Soi Materials,” in Silicon-on-Insulator Technology: Materials to VLSI, Springer, 1997, 
pp. 7–65. 
  [5] F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini, and T. Elewa, “Double-gate silicon-on-insulator 
transistor with volume inversion: A new device with greatly enhanced performance,” IEEE Electron 
Device Lett., vol. 8, no. 9, pp. 410–412, 1987. 
  [6] S. K. Mohapatra, K. P. Pradhan, and P. K. Sahu, “Some Device Design Considerations to Enhance the 
Performance of DG-MOSFETs,” Trans. Electr. Electron. Mater., vol. 14, no. 6, pp. 291–294, 2013. 
  [7] M. G. C. de Andrade, J. A. Martino, M. Aoulaiche, N. Collaert, E. Simoen, and C. Claeys, “Behavior of 
triple-gate Bulk FinFETs with and without DTMOS operation,” Solid. State. Electron., vol. 71, pp. 63–
68, 2012. 
  [8] J.-P. Colinge, M. H. Gao, A. Romano-Rodriguez, H. Maes, and C. Claeys, “Silicon-on-insulator’gate-all-
around device’,” In Technical Digest. of the International Electron Devices Meeting, 1990. IEDM’90., 
1990, pp. 595–598. 
  [9] B. Ho, X. Sun, C. Shin, and T.-J. K. Liu, “Design optimization of multigate bulk MOSFETs,” IEEE 
Trans. Electron Devices, vol. 60, no. 1, pp. 28–33, 2013. 
[10] E. A. Cartier, B. J. Greene, D. Guo, G. Wang, Y. Wang, and K. K. H. Wong, “FinFET structure and 
method to adjust threshold voltage in a FinFET structure.” Google Patents, 2015. 
[11] J. E. Lilienfeld, “Method and apparatus for controlling electric currents,” 1925. 
[12] J.-P. Colinge, I. Ferain, A. Kranti, C.-W. Lee, N. D. Akhavan, P. Razavi, R. Yan, and R. Yu, 
“Junctionless nanowire transistor: complementary metal-oxide-semiconductor without junctions,” Sci. 
Adv. Mater., vol. 3, no. 3, pp. 477–482, 2011. 
[13] J.-P. Colinge, C.-W. Lee, A. Afzalian, N. D. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O’Neill, A. Blake, 
M. White, A.-M. Kelleher, B. McCarthy, and R. Murphy, “Nanowire transistors without junctions,” Nat. 
Nanotechnol., vol. 5, no. 3, pp. 225–229, 2010. 
[14] A. Kranti, R. Yan, C. W. Lee, I. Ferain, R. Yu, N. D. Akhavan, P. Razavi, and J. P. Colinge, 
“Junctionless nanowire transistor (JNT): Properties and design guidelines,” in Proc. of the ESSDERC, 
2010, pp. 357–360. 
[15] S. Gundapaneni, S. Ganguly, and A. Kottantharayil, “Bulk planar junctionless transistor (BPJLT): An 
attractive device alternative for scaling,” IEEE Electron device Lett., vol. 32, no. 3, pp. 261–263, 2011. 
[16] C.-W. Lee, I. Ferain, A. Afzalian, R. Yan, N. D. Akhavan, P. Razavi, and J.-P. Colinge, “Performance 
estimation of junctionless multigate transistors,” Solid. State. Electron., vol. 54, no. 2, pp. 97–103, 
2010. 
[17] C.-W. Lee, A. Afzalian, N. D. Akhavan, R. Yan, I. Ferain, and J.-P. Colinge, “Junctionless multigate 
field-effect transistor,” Appl. Phys. Lett., vol. 94, no. 5, p. 53511, 2009. 
[18] T. Irisawa, T. Numata, E. Toyoda, N. Hirashita, T. Tezuka, N. Sugiyama, and S. Takagi, “Physical 
understanding of strain-induced modulation of gate oxide reliability in MOSFETs,” IEEE Trans. 
Electron Devices, vol. 55, no. 11, pp. 3159–3166, 2008. 
[19] M. A. Hopcroft, W. D. Nix, and T. W. Kenny, “What is the Young’s Modulus of Silicon?,” J. 
Microelectromechanical Syst., vol. 19, no. 2, pp. 229–238, 2010. 
[20] K. P. Pradhan, P. K. Sahu, D. Singh, L. Artola, and S. K. Mohapatra, “Reliability analysis of charge 
plasma based double material gate oxide (DMGO) SiGe-on-insulator (SGOI) MOSFET,” Superlattices 
Microstruct., vol. 85, pp. 149–155, 2015. 
[21] C. K. Maiti and G. A. Armstrong, Applications of silicon-germanium heterostructure devices. CRC 
Press, 2001. 
[22] W. J. Zhu, T. Tamagawa, M. Gibson, T. Furukawa, and T. P. Ma, “Effect of Al inclusion in HfO 2 on 
the physical and electrical properties of the dielectrics,” IEEE Electron Device Lett., vol. 23, no. 11, pp. 
649–651, 2002. 
390 B. VANDANA, J. K. DAS, B. S. PATRO, S. K. MOHAPATRA 
[23] M. Wu, Y. I. Alivov, and H. Morkoc, “High-$κ$ dielectrics and advanced channel concepts for Si 
MOSFET,” J. Mater. Sci. Mater. Electron., vol. 19, no. 10, pp. 915–951, 2008. 
[24] P. Goyal, “Design and simulation of strained-Si/strained-SiGe dual channel hetero-structure MOSFETs,” 2007. 
[25] Y. Sun, S. E. Thompson, and T. Nishida, “Physics of strain effects in semiconductors and metal-oxide-
semiconductor field-effect transistors,” J. Appl. Phys., vol. 101, no. 10, p. 104503, 2007. 
[26] http://www.synopsys.com/, “Sentaurus TCAD User’s Manual,” In Synopsys Sentaurus Device, 2012. 
[27] L-2016.03, “Sentaurus TM Device User,” September, 2014. 
[28] S. Gundapaneni, M. Bajaj, R. K. Pandey, K. V. R. M. Murali, S. Ganguly, and A. Kottantharayil, “Effect 
of band-to-band tunneling on junctionless transistors,” IEEE Trans. Electron Devices, vol. 59, no. 4, pp. 
1023–1029, 2012. 
[29] “The International Technology Roadmap for Semiconductors,” 2015. 
[30] J. P. Colinge, “The new generation of SOI MOSFETs,” Rom. J. Inf. Sci. Technol, vol. 11, no. 1, pp. 3–
15, 2008. 
[31] D. P. Brunco, B. De Jaeger, G. Eneman, J. Mitard, G. Hellings, A. Satta, V. Terzieva, L. Souriau, F. E. Leys, 
G. Pourtois, and others, “Germanium MOSFET devices: Advances in materials understanding, process 
development, and electrical performance,” J. Electrochem. Soc., vol. 155, no. 7, pp. H552-H561, 2008. 
[32] S. C. Martin, L. M. Hitt, and J. J. Rosenberg, “p-channel germanium MOSFETs with high channel 
mobility,” IEEE Electron Device Lett., vol. 10, no. 7, pp. 325–326, 1989. 
 
